From hack to elaborate technique - A survey on binary rewriting

MATTHIAS WENZL, FH Technikum Wien, Austria
GEORG MERZDOVNIK, SBA Research, Austria
JOHANNA ULLRICH and EDGAR WEIPPL, SBA Research, Austria and CDL-SQI, TU Wien, Austria

Binary rewriting is changing the semantics of a program without having the source code at hand. It is used for diverse purposes such as emulation (e.g., QEMU), optimization (e.g., DynInst), observation (e.g., Valgrind) and hardening (e.g., Control flow integrity enforcement). This survey gives detailed insight into the development and state-of-the-art in binary rewriting by reviewing 67 publications from 1966 up to 2018. Starting from these publications we provide an in-depth investigation of the challenges and respective solutions to accomplish binary rewriting. Based on our findings we establish a thorough categorization of binary rewriting approaches with respect to their use-case, applied analysis technique, code-transformation method and code generation techniques. We contribute a comprehensive mapping between binary rewriting tools, applied techniques and their domain of application. Our findings emphasize that although much work has been done over the last decades, most of the effort was put into improvements aiming at rewriting general purpose applications, but ignoring other challenges like altering throughput-oriented programs, or software with real-time requirements, that are often used in the emerging field of the Internet of Things. To the best of our knowledge, our survey is the first comprehensive overview on the complete binary rewriting process.

CCS Concepts:
• Software and its engineering → Software post-development issues; Automated static analysis; Dynamic analysis;
• Security and privacy → Software and application security.

Additional Key Words and Phrases: Binary rewriting, Binary hardening, Static rewriting, Dynamic rewriting, Minimal-invasive, Full-translation, Reassembly

ACM Reference Format:

1 OVERVIEW

"Binary rewriting" describes the alteration of a compiled and possibly (dynamically) linked program without having the source code at hand in such a way that the binary under investigation stays executable [81]. Originally, binary rewriting was motivated by the need to change parts of a program during execution (e.g., run-time patching on the PDP-1 in the 1960’s) [92]. Today, binary rewriting has evolved from a hack [92] through a repeatable technique for special purposes like link-time code optimization [5, 62] and performance optimization of win32 programs [112] to a plethora of approaches with applications in multiple domains. Popular applications are:

We express our gratitude to our reviewers who greatly helped to improve the paper with their valuable remarks and excavation of some early work references regarding binary rewriting.

Authors’ addresses: Matthias Wenzl, FH Technikum Wien, Hochstaedtplatz 6, Vienna, 1200, Austria, wenzl@technikum-wien.at; Georg Merzdovnik, SBA Research, Favoritenstrasse 16, Vienna, 1040, Austria, gmerzdovnik@sba-research.org; Johanna Ullrich; Edgar Weippl, SBA Research, Favoritenstrasse 16, Vienna, 1040, Austria, CDL-SQI, TU Wien; Austria, JUllrich@sba-research.org, eweippl@sba-research.org.

© 2019 Copyright held by the owner/author(s). Publication rights licensed to ACM. This is the author’s version of the work. It is posted here for your personal use. Not for redistribution. The definitive Version of Record was published in ACM Computing Surveys, https://doi.org/10.1145/3316415.
Emulation. An emulator is a software or a hardware component that mimics the behavior of a platform on another platform\textsuperscript{1}. During emulation, binary rewriting is used to translate requests and the respective responses from one processor architecture to another as it is done in virtualization software like QEMU \cite{19}. Something similar is performed by Wang et al. \cite{143} who use dynamic binary translation to offload time-consuming parts of a program to a more powerful computation node with a different processor architecture.

Observation. Observing programs during execution is the task of profiling and tracing tools that embed their monitoring code into the binaries under observation, where the latter resides in memory. They are used to find memory leaks (e.g., Valgrind \cite{138}), monitor the adherence to specification (e.g., Pebil \cite{82}), or for reverse engineering of data structures (e.g, Howard \cite{123}).

Optimization. In high availability environments, such as telecommunication networks, down times have a major impact on service availability. Furthermore, the identification and optimization of timing anomalies in shared memory multiprocessor systems, like a high number of cache faults due to misalignment is of interest in high performance computing domains \cite{86}, where programs tend to run over a long period. In such situations, binary rewriting is used for run-time patching, as it is done by DynInst \cite{25, 48}, or Jennings and Poimboeuf \cite{67}.

Hardening. The absence of legacy build tools, build tool features, third party source code, or vendor support, introduces the necessity of binary rewriting at post-compile and link time \cite{102}. This is of special interest if the utilized build tool originally used to create the binary lacks features such as modern exploit mitigation techniques. Specifically the insertion of stack canaries\textsuperscript{2} \cite{41} or address layout randomization \cite{133}. Additional exploit aversion techniques applied at run-time, like attack recognition, also fall in this category (e.g., Zhang et al. \cite{156}).

Throughout this paper, we will give an in-depth overview on the development and state of the art in the field of binary rewriting. After providing insights on the general approaches and their operation in principle, as well as a publication time line on binary rewriting tools in Section 2, we will start an in-depth investigation of the identified building blocks. Hereby, we will focus on the base techniques enabling various binary rewriting schemes that can be found in the 67 tool examined for this publication. Furthermore, will deal with the challenges and solutions of the particular problems in the binary rewriting process starting from the analysis step addressed in Section 3. Based on these insights, Section 4 contributes a detailed investigation of the current state of the art in binary code transformation techniques on behalf of the tools utilizing them. Afterward, Section 5 covers means to integrate the undertaken changes into the binary of investigation, permanently, if desired. Based on these results, Section 6 provides a detailed categorization of the investigated publications with respect to the findings in sections 3 to 5. Finally, Section 7 concludes the paper.

To the best of our knowledge, this work is the first paper giving a comprehensive overview on the techniques, challenges and solutions in the field of generic binary rewriting. In contrast, related work focuses on special aspects or fields of application regarding binary rewriting.

Cifuentes and Malhotra \cite{32} provide a comprehensive comparison of static and dynamic binary alteration tools between 1987 and 1995. The authors advocate that intermediate representation will be a key technique to develop competitive dynamic binary translation tools. Additionally, Larsen et al. \cite{79} conducted a survey on automated software diversity approaches, which when done at post-compile or run-time utilize binary rewriting to apply security related augmentations to

\textsuperscript{1}https://www.kb.nl/en/organisation/research-expertise/research-on-digitisation-and-digital-preservation/emulation/what-is-emulation

\textsuperscript{2}Stack canaries detect if someone tampered with a function’s return address \cite{41}.
software, such as adding stack canaries or implementing address layout randomization schemes. In contrast, our paper focuses on binary rewriting techniques themselves rather than single application domains. Within the context of this paper, software diversity would fall in the hardening domain. In fact, binary analysis shares an intersection with binary rewriting when it comes to preparing steps like disassembly and structural recovery. The work of Shoshitaishvili et al. [121] from 2016 gives an in depth overview on the current challenges and resolving strategies when doing binary analysis with automatic exploitation in mind. Andriesse et al. [8] did something similar, but with a focus on comparing recent disassembler frameworks. The authors concluded that while function start address detection is still not perfect, linear disassembly strategies are already able to deliver very good results under the assumption that the binary under investigation has been compiled with a recent compiler. Nanda and Chiueh [95] present a survey on virtualization techniques, including a coarse description of instruction rewriting, which is used in emulation to translate binaries between different processor architectures during run-time. In 2011, Hazelwood [59] conducted a survey on dynamic binary rewriting techniques. Nevertheless, to the best of our knowledge our work is the first to cover the whole process of binary rewriting from disassembly to code generation covering static and dynamic approaches with respect to 67 publications between 1992 and 2018. Furthermore, we provide a mapping between the base techniques enabling binary rewriting and the reviewed disseminations implementing binary rewriting tools.

2 BINARY REWRITING FROM HIGH ORBIT

The process of Binary rewriting modifies a given compiled and possibly (dynamically) linked program in a way that it remains executable without access to the source code for recompilation [81]. In general, binary rewriting can be classified into static and dynamic schemes. Static binary rewriting approaches operate on the binary while it is stored in persistent memory. On the contrary, dynamic binary rewriting is performed while the program of interest is executed.

2.1 The four steps to binary rewriting

Static and dynamic binary rewriting attempts can be split into four steps (see Fig. 1). First, the rewriter has to retrieve the right information from the binary under investigation (see Step 1: Parsing). Subsequently, Step 2: Analysis performs binary analysis to recover the program’s structure that has been lost during compilation and assembling. Step 3: Transformation uses the recovered information to alter the binary according to the user’s requirements. Step 4: Code Generation...
reintegrates the changes into the program. In the following, we provide an overview on the process of binary rewriting with respect to static (see Section 2.2) and dynamic (see Section 2.3) approaches.

**Step 1: Parsing.** Independently of its actual implementation, each executable format consists of administrative (e.g., section information) and payload data (e.g., instructions and global variables). The focus of binary rewriting is in obtaining and manipulating the payload data. Unfortunately, this information is usually scattered throughout the file in different ways. Furthermore, instructions (when using CISC architectures) and variables are not present in a delimited form and it remains unclear where one ends and a new one begins. Instead, instructions and global variables are present as a raw binary stream, grouped into different sections. Moreover, binaries have no type information stored with their (global) variables, thus the actual data type of a referenced address must be recovered separately. Hence, the purpose of this step is to obtain the raw instruction stream from the executable and pass it to a disassembler. Furthermore, the address ranges of the global variables and the content of the data section are retrieved for further analysis. As will be discussed in Section 2.3 and Section 2.2, mature solutions to solve step 1 exist. Therefore, we will focus on steps 2, 3 and 4 in Section 4 and Section 5.

**Step 2: Analysis.** The analysis step recovers the structure of a program’s source code. While most of this structure is already lost during the compilation, assembling and linking process, stripping binaries from symbols removes even more information like names, addresses and types. At the end of step 2, the binary of interest is disassembled, the recovered instructions are grouped in functions, identified variables are associated with an appropriate data type and a control flow graph (CFG) has been generated.

Stripped binaries, which are the result of step 1, are agnostic towards high-level concepts like functions, data types and even clearly separated instructions. Thus, all information that remains before analysis is unstructured binary code placed at specific sections in an executable. Nevertheless, since we are in step 2, the raw instruction stream as well as the global variable from the data sections are already obtained from the binary of interest. Therefore, the analysis process is two-fold:

First, the raw instruction stream is dissected and decoded by the disassembler. At the end of this step, each bit pattern identified as instruction is available as its assembler representation together with its parameter, referenced memory addresses and location in the binary. By considering all kinds of branch instructions within the raw binary stream, a control flow graph of the binary can be generated. A control flow graph is a directed graph with the nodes made up of (discovered) basic blocks. The graph’s edges identify the branch source to branch target relations [4]. Each basic block consists of a series of instructions ending with a branch instruction. Considering the analysis step, CFGs are a common data structure to store the analysis results.

Second, as much as a binary does not have an idea of data types and instruction boundaries, it is also agnostic towards the concept of functions. Thus, it is the task of function recovery algorithms to find and group series of instructions connected by branches to function blocks, as well as to determine the function’s entry and exit points.

**Step 3: Transformation.** Once function boundaries and a control flow graph have been recovered, the binary of interest is ready to be altered. Alterations can be done at instrumentation points. Instrumentation points are user specified locations in a binary where (a) the control flow changes, e.g., the rewriter wants to redirect the control flow to a new set of instructions; (b) instruction changes can be applied, e.g., the rewriter wants to augment every function with certain profiling code.

The amount and location of the instrumentation points are directly related with the general binary rewriting approach, which can be either coarse or fine-grained. Coarse-grained approaches...
generally allow for persistent binary changes (executable on disk is changed), but only at branch locations. In contrast, fine-grained attempts are able to alter every instruction in a binary at the price of high overhead.

Step 4: Code Generation. The last step integrates the intended changes into the binary of interest in such a way that it stays executable. In general, there are three possibilities to do so: (1) A new section holding the changes is carved in the binary file of interest. This includes the need for detours at instrumentation points making the new code reachable during execution. (2) A detour is added during program execution making the new code reachable while the program executes, but leaves the binary on disk in its original state. (3) An arbitrarily altered binary is fed to a commercial off-the-shelf assembler that creates a completely new executable.

2.2 Static binary rewriting in principle

Static binary rewriting as shown in Fig. 1a operates on files stored in persistent memory. Therefore, in step (1), retrieving a raw binary stream consisting only of instructions and global variables from a given executable must be accomplished. However, the program’s instructions and global variables of interest are likely scattered around the file in several sections interleaved with administrative information. For example, the Executable and Linking File format ELF [152], commonly used in modern Unix based operating systems, holds at least an ELF header table and a section header table as auxiliary information, which are not of interest during disassembly (step (2)). The same kind of administrative information is available in the Common Object File Format (COFF) [135], used for example by Texas Instruments, or the Portable Executable (PE) [105], utilized by Microsoft. Nevertheless, to accomplish step (1) a plethora of libraries such as BFD [129] as a part of the binutils package are readily available to parse and convert an executable into a binary stream that can be processed by a disassembler. The obtained binary stream is then fed into a disassembler (Fig. 1a (2a)), returning a set of detected instructions and data together with address information. Afterwards, structural recovery algorithms are used to build control flow graphs, extract function start addresses and recover data types (Fig. 1a (2b)). The detected structures of interest are subsequently used as input for one of the following static binary rewriting approaches (Fig. 1a (3)).

**Direct.** The oldest static binary rewriting scheme operates directly on the instructions of interest. Although this approach works well when altering instructions of similar length and semantic consequence\(^3\), in the worst case adding or removing instructions implies an update of all branch targets [130].

**Minimal-invasive.** When utilizing this approach a new section is inserted into the binary holding the intended instrumentation code. In order to reach this section, unconditional branches are inserted at instrumentation points within the original program flow.

**Full-translation.** These schemes require the complete binary to be transformed into an intermediate representation allowing alterations on instruction granularity. Intermediate representations in the domains of compilers, binary analysis, and binary rewriting are data structures that allow for hardware architecture independent description of programs without loss of information [31]. The process of transforming a more detailed representation into a more abstract representation is known as lifting [15] (E.g., lifting x86 instructions to LLVM’s intermediate representation.).

Finally, the altered binaries must be reassembled and written to disk for the changes to take effect (Fig. 1a (4)). When using minimal-invasive rewriting, the reassembled binaries differ only at the instrumentation points and at the newly added section holding the instrumentation code.

\(^3\)When altering MIPS instructions, some introduce a required delay slot.
from the original binary. In contrast, a reassembled full-translation binary may have a completely different layout, although only the same changes as in the minimal-invasive attempt might have been made. This difference is caused by the semantic equivalence approach used in common lifters for a detailed explanation of the problem and its consequences.

A timeline of publications regarding static binary rewriting approaches is depicted in Fig. 2. Within the years 1966 to 1997, only few papers and tools concerning static binary rewriting were published. The interest for this approach increased in 2001, was further raised in 2010 and peaked in 2013.

2.3 Dynamic binary rewriting in principle

Dynamic binary rewriting performs the analysis and transformation operations during program execution. In contrast to static binary rewriting, that executes all 4 steps in a row, dynamic binary rewriting implements an iterative algorithm as shown in Fig. 1b.

Thus, upon the first step the application of interest is loaded into an instrumentation program that is similar to a debugger, as it is able to monitor each executed instruction and accessed variable (Fig. 1b (1)). This can be done using the PTRACE API under Linux [103], the application debugging API under Windows [69], or a custom loader as it is done by Pin [84], or DynamoRIO [23]. During execution, the binary is disassembled along the paths that are covered by its input data (see Fig. 1b (2a, 2b) ), hence obtaining the structures of interest at run-time. Just as in the static rewriting approach, binary transformation is applied to the structures of interest (see Fig. 1b (3) ), which in turn have to be integrated into the program flow. Since it is hardly possible to disassemble the whole binary within a single run (due to path coverage limitations), either only the alteration of covered paths is of interest (e.g., [23, 48] ), or techniques to improve the path coverage are applied [53]. Depending on the rewriter, program alteration is either temporary (see Fig. 1b (4) ) or persistent (see Fig. 1b (4,4a) ).

While non-persistent alterations as performed by Valgrind [98] only suffer from the run-time transformation overhead and disappear once the program terminates, persistent solutions such as presented by Hawkins et al. [58] also keep parts of the original binary within their rewritten image to maintain their functionality. Therefore, persistent dynamic binary transformation induces time and memory overhead during run-time.

A timeline of publications related to dynamic binary rewriting is shown in Fig. 3. After an initial publication in 1987, the interest in dynamic binary rewriting increased in the mid 90’s, 2000 and 2011, with a peak in 2017, after a short intermission between 2008 and 2010.
3 ANALYSIS

The purpose of the analysis step is to provide information on the building blocks of a binary to enable the subsequent transformation step, which performs the alterations on the identified instrumentation points. This includes the tasks disassembly, structural recovery, as well as label, symbol and data type extraction. Although most of the herein described techniques work well on non-obfuscated binaries, the respective authors mention that the contrary is true for binaries containing even simple obfuscation techniques. Hence, we omit to consider obfuscated binaries.

Disassembly: The task of a disassembler is to (1) dissect the incoming raw binary stream (see Section 2) into single instructions as well as to (2) decode these instructions and map them to a mnemonic and its associated parameters. For example, the byte-wise interpreted bit pattern 0x89 0x86 is identified and decoded as “copy the contents of register ecx to register eax” mnemonic (“mov eax, ecx”) on an x86 architecture. The actual decoding step can be supported by libraries such as Intel XED [66] that provide instruction code to mnemonic mappings targeting x86. While decoding a single instruction is a straightforward task, identifying the borders between two succeeding instructions is more challenging when utilizing CISC instruction set architectures due to their variable length instructions. Consequently, elaborate disassembly strategies have been developed to overcome these limitations, as shown in Section 3.1.

Structural recovery: Detecting functions and obtaining control flow graphs are the main tasks of structural recovery algorithms. However, from an assembler level perspective, none of this structural information exists in a binary. (a) Control flow graph information is implicitly encoded into branch instructions and must be recovered by following branches from their origin to their target address. Following branch targets is a challenging task, especially considering indirect branches. (b) Function borders (entry and exit points) may depend on the used compiler version and optimization level making them hard to detect with simple pattern matching approaches. Therefore, this section discusses attempts to improve function detection rates.

Label, symbol and data type extraction: Knowing that a global variable or a constant is a pointer type instead of an integer or floating-point number is important (e.g., when recovering indirect branches). Under certain assumptions, distinguishing between pointers, integers or floating-point numbers when analyzing a stripped binary can be performed by UROBOROS [142]. An investigation of the general problem on performing type inference on binaries is provided by Caballero and Lin [26].

---

4Simple pattern matching approaches require the exact function entry/exit conventions to be in place. Thus, even simple deviations, which happen at certain optimization levels (e.g. function in-lining and prologue/epilogue duplicate removal) can cause these detection mechanisms to miss a function [106].
3.1 Disassembly

The primary tasks of a disassembler are (1) to distinguish between code and data and (2) to decode an identified instruction at a specific address into its corresponding mnemonic together with its parameters. Therefore, the result of the disassembly step is a separated set of recovered and identified instructions.

**General disassembly challenges:** Resolving whether a part of the binary stream is an admissible instruction or part of in-line data is undecidable in the general case [64, 146]. This is mainly caused by (a) today’s dense instruction sets (e.g., almost any bit combination may reveal a valid instruction) and (b) variable length instruction set architectures. In-line data can be caused by the compiler placing constants (e.g., when building jump tables) in the text section to speed up program execution in unified cache architectures [52]. A given bit pattern of in-line data in the binary stream can be easily mistaken for a valid instruction, or vice versa. In variable length instruction set architectures (e.g., x86) instruction alignment is not required, thus the beginning, or end of an instruction is not always clearly visible. Nevertheless, the undecidability problem affects only static disassembly algorithms where dynamic disassemblers suffer from the path coverage problem [62]. Here, the disassembly path of a program depends on the given input data and would require exhaustive testing⁶ to reach a 100 percent code coverage [94]. Additionally, binaries are available as stripped (without symbol information) and unstripped (including symbol information) versions, introducing or removing additional hurdles for the disassembler [110].

Furthermore, in order to overcome some of the disadvantages of static approaches, dynamic disassembling strategies are discussed in Section 3.1.3. Additionally, hybrid attempts utilizing the strengths of the aforementioned disassembly techniques to cover up their weaknesses are described in Section 3.1.4.

3.1.1 Static - linear sweep. Linear-sweep traverses a binary sequentially from a given entry point trying to interpret the binary stream as instructions. While this approach is known to yield good results regarding the ability to find and decode instructions occurring in a binary [8], it lacks the ability to detect in-line data reliably (e.g., pointer constants embedded in the text section).

An approach to mitigate the in-line data problem in CISC (e.g., x86, x86-64) architectures has been developed by Bauman et al. [17] by applying an iterative linear sweep disassembler. Here, the disassembling process begins from a section’s start address and ceases when the disassembler is not able to decode any further instructions. Now, the algorithm restarts with an offset of one from the start address. This offset increasing scheme continues until the whole section is disassembled. Multiple recovery of instructions is avoided by skipping already decoded instructions. This allows for completely disassembling a text section including in-line data on CISC architectures.

3.1.2 Static - recursive traversal. Recursive traversal algorithms implement linear sweep until they hit a branch. Then the branch target is taken in either depth-first or breadth-first search manner [106] and disassembly continues. The motivation behind recursive traversal is to avoid in-line data by jumping only to valid instructions.

However, branch targets might be calculated at run-time, therefore some paths may be missed by recursive traversal. Such constructs are called indirect branches.

A special case of indirect branches operating on arrays of function pointers is implemented by jump tables [115]. Their jump targets are calculated at run-time, which is done using a variable offset to a constant base pointer on a function pointer array. In fact, the boundaries of the function pointer

---

⁵Disassembly at run-time

⁶Exhaustive testing stems from the software testing domain, meaning that all paths in a computer program must be covered by the test cases, which is clearly intractable in any reasonable sized program [94].
array must be determined correctly by the disassembler. Incorrect array length determination may lead to (a) an incorrect control flow graph or (b) mistaking data for instructions leading to incorrect basic block identification in the structural recovery step.

3.1.3 Dynamic. In order to avoid the drawbacks of a static disassembler, dynamic disassemblers may be employed. The issues considering indirect branches revealed in Sections 3.1.1 and 3.1.2 are omitted by disassembling the program during execution. However, as the covered paths of a disassembly run highly depend on the chosen input, exhaustive testing would be necessary to reach full path coverage. This is clearly illusive in reasonably sized programs [94], therefore being the biggest drawback of dynamic disassembly approaches. Nevertheless, when dynamic disassembly algorithms are employed, the complete disassembly of a program is seldom of interest.

However, mitigation techniques as rollback and forced execution can be employed to further increase code coverage [151]. Here, the complete program is traversed in depth-first search order depending on the given input of the program. At each conditional branch decision, the program state is saved before the execution proceeds. Once the first leaf on the program’s branch tree is detected, the state of the last visited branch point is restored and its alternative path is taken by the disassembler. Thus, increasing path coverage. In order to increase search performance, already covered paths are marked and are not disassembled again.

3.1.4 Hybrid. Additionally, hybrid approaches to overcome the mentioned deficiencies of dynamic and static approaches as implemented in Nanda et al. [96], using a mixture of dynamic, linear-sweep and recursive traversal to obtain a disassembled binary. Here, disassembling starts with a static algorithm and resorts to dynamic disassembly when needed. Furthermore, static speculative approaches as presented in Kruegel et al. [78] aid in finding run-time computed or indirect branch targets, which are not clearly visible to the disassembler. Such constructs can be seen in jump tables, position independent code (PIC) [150] and virtual function tables [144].

For an in-depth evaluation of selected open source and commercial disassemblers see Andriesse et al. [8]. Furthermore, note that objdump7 or capstone8 implement a plain static linear approach in which most other disassemblers realize mixed static approaches including radare29, relyze10 and IDA-pro11. Dynamic disassemblers are implemented by DynInst [48] and in the work of Kiriansky et al. [75].

3.2 Structural recovery

Disassembled binaries are agnostic towards concepts like control-flow graphs and functions (and data types). However, these structural information (or disassembly primitives) are vital to perform thorough binary rewriting [8, 21, 91, 113, 137, 144]. Therefore, this section discusses approaches to retrieve the structural information from a disassembled binary without symbol information.

Program (binary) slicing: In the context on binary rewriting, binary slicing, a particular form of program slicing is used in indirect branch resolution, function boundary detection and variable/data type recovery, making it a central analysis technique in the step of structural recovery. In general, static [148] or dynamic [77] program slicing conceptually works by concentrating only on the alteration of specific variables within a program’s flow in order to determine its local meaning in a greater context by masking out all information not directly associated with the variables.

---

7https://sourceware.org/binutils/docs/binutils/objdump.html
8http://www.capstone-engine.org/
9http://rada.re/r/
10https://www.relyze.com/overview.html
of interest [22]. Program slicing is a fundamental technique when analyzing and understanding complex software [149]. Binary slicing is a special application of generic program slicing that operates on instruction level rather than high-level language statement level, as it is done in classic program slicing [34].

Control-Flow Graph: A common data structure to have all recovered disassembly primitives in one place is the control flow graph (CFG), a directed graph with the nodes made up of discovered basic blocks [4]. A perfectly recovered CFG in the terms of the analysis step is a weakly connected graph. Hence, all indirect branches must be resolved. In short, indirect branches are generally resolved during program execution making it hard to succeed for static analysis methods and cumbersome for dynamic approaches. In contrast, direct branches are resolved at compile time, thus their jump targets are known in advance. Therefore, resolving the indirect branch resolution problem means solving the control flow graph recovery problem [121, 151]. Furthermore, an ideal CFG is augmented with a complete symbol table providing function start addresses and variable addresses (and data types). However, this would require an exhaustive symbol table to be at hand, which is rarely the case [113]. Techniques such as pattern matching and heuristics [106], binary slicing [34], abstract interpretation (e.g., value set analysis [13], simple expression tracking [52]) are employed to fill the gap when using static structural recovery methods. Dynamic approaches benefit from ideas like code-caches [23] and forced-execution [151] to perform their tasks.

Function recovery: Almost all basic blocks in a binary are assigned to a corresponding function. Every function is supplied with its start and end address as well as function parameter information. In general, application binary interfaces specify calling conventions that are followed by compilers, thus reducing function start address detection to a pattern matching problem. However, different compiler versions implement different conventions under varying optimization levels making pattern matching a cumbersome task.

3.2.1 Binary slicing. Just like program slices, binary slices can be computed in a forward and backward manner. Forward (binary) slicing is used to answer questions like "What statements (instructions in binary context) are affected by the value of variable v at statement (instruction) s?". In contrast, backward slicing tries to solve queries of the type "What variables v have been affected by executing the program up to point (address) p?". In the context of structural recovery, the latter can be used to approximate the admissible value interval a register might have in order to determine the target address range for an indirect branch. Binary slicing algorithms can be applied to stripped binaries.

Furthermore, binary slicing is available as (a) intra-procedural binary slicing and (b) inter-procedural binary slicing. Intra-procedural binary slicing has been developed by Cifuentes et al. [34] and is limited to computing forward and backward binary slices within a given procedure (function). It implements a static slicing algorithm based on the goto slicing algorithm developed by Agrawal [2]. Inter-procedural binary slicing has been developed by Kiss et al. [76] and is an extension to the work by Cifuentes. It is able to compute backward and forward binary slices across function boundaries using the intra-procedural algorithm in its core.

\[^{12}\]A weakly connected directed graph has an underlying connected undirected graph

\[^{13}\]In the worst-case scenario, an indirect branch may hit any address within the text section/segment of a program. Furthermore, the indirect branch target address may be computed from user input making the decision on the actual indirect branch target address undecidable in the worst case [8].

\[^{14}\]Since indirect branch targets may be taken more than the once in a program flow, the overall dynamic analysis overhead can be reduced when already disassembled basic blocks are not disassembled again. Hence, various caching and indirect branch target address prediction schemes exist that are discussed in Section 4.2.

\[^{15}\]An exception would be reset code that is immediately executed after power on.
3.2.2 Indirect branches. An indirect branch is fully defined through a generic register expression of the form base + index × scale + offset, with base and index being registers [13]. Nevertheless, only the base address register is mandatory (e.g., \texttt{jmp eax} is a sufficient indirect branch expression in x86 assembly).

In contrast, a direct branch can be identified by a branch target address that is directly encoded in the instruction, for example, the x86 instruction \texttt{jmp 0xdeadbeef} realizes an unconditional direct branch. Considering CISC architectures, a direct jumps target address can always be reached within a single instruction [125]. However, if the direct branch is implemented on a RISC machine, this might not always be the case since branch instructions on RISC machines are not able to cover the architecture’s whole address space.

Furthermore, branch target addresses of indirect jumps are not directly visible for static disassemblers. Additionally, the value of an address register may stem from a computation involving an arbitrary user supplied value that cannot be resolved directly [46].

Indirect branches can be resolved using static backward binary slicing. However, binary slicing operates on registers only and is not capable of resolving indirect branches of the type \texttt{jmp [eax]}.

Tracking target addresses of indirect branches referencing global and local variables can be achieved using abstract interpretation based approaches [74]. Abstract interpretation provides means to link semantics with different levels of details of a program in order to reason about its run-time behavior [40]. A look up table based approach using static pre-computation and dynamic resolution, based on Pin’s [84] indirect branch resolution scheme, has been proposed by Bauman et al. [17]. Here, the authors pre-compute a lookup table holding the address of every byte in a given section. Each entry of the look up table is filled with the new address of the primitive relocated during the transformation step, thus creating an associative array. For this to work, every indirect branch must be transformed to a direct branch\footnote{Plus some administrative code; For details see section IV of Bauman’s paper [17].} at the right location of the look up table. If the entry is valid, the new branch destination address can be obtained, otherwise a segmentation fault occurs.

Static - Value Set Analysis: Value set analysis (VSA) implements an abstract interpretation approach to find a set of over-approximated values for each data object at a given program point [13] (e.g., what is the possible value of register ebx at location 0xdeadcode). A key feature of VSA is that it tracks integer-valued and address-valued quantities simultaneously [14]. The technique has similarities with pointer analysis, but aims at assembly level programs.

In VSA, a data object might be a register, a global variable, a local variable or heap allocated memory. Each data object (i.e., global variable) is represented by an address location, called a-loc. An a-loc is defined by a tuple consisting of a range (rng) and offsets o of the form \{rng \mapsto o\}. An instance of a range might be a specific global variable. In order to provide a bounded over-approximation of the possible values of an a-loc, offsets are realized as strided intervals with lower and upper bounds as well as a size information (stride[lower, upper], size).

Each a-loc can be referenced from within various procedures. Now, the idea is to collapse all different occurrences of a range with its different offsets into the form \{rng \mapsto \{o_1, o_2, ..., o_n\}\}, making the over-approximation and bound estimation possible in a convenient way. The convenience lies in the fact that due to the combined procedure local a-loc representations a global bound computation...
can be done efficiently. Furthermore, the different ranges are mapped into a value-set of the form: \( \{ \text{rng}_1 \mapsto \{ o_1, o_2, ..., o_n \}, ..., \text{rng}_r \mapsto \{ o_1, o_2, ..., o_n \} \} \).

Let us assume\(^{17}\) the instruction “jmp 0x1000[eax*4]” has the current \( a-loc \) representation for the register \( \text{eax} \) of \( \{ \text{eax} \mapsto \{ [0, 9], \bot, \ldots, \bot \} \} \), with \( \bot \) denoting the empty set. In this scenario the algorithm is interested in computing the possible target addresses of the indirect branch given the above-defined \( a-loc \) for \( \text{eax} \). An evaluation of the \( \text{jmp} \) instruction under \( \text{eax}’s \) \( a-loc \) reveals the possible branch targets of \( \{ 0x1000, 0x1004, ..., 0x1036 \} \) that can be added to the CFG. However, in case the abstract interpretation of the branch instruction would result in a set of all possible target addresses, no edges would be added resulting in a possible under-approximation of the indirect branch’s target addresses.

Currently, VSA based approaches are, for example, used in rewriting tools such as Bitblaze [126] and BodyArmor [124].

A further application of VSA is implemented in Jakstab [72, 73]. Here, abstract interpretation is used to compute an over-approximation of safe values for indirect branches, by utilizing data flow analysis on an intermediate language. The bounded address checking part of the approach used to check the sanity of the approximated values is inspired by VSA.

Another approach using symbolic execution [15] as a basis has been used in the tool JITR [38], that is able to recover indirect branches occurring in switch/case statements. The authors introduce a value set analysis approach embedded in a symbolic execution context. Another SVA approach, which mixes dynamic and static value set analysis (VSA) is employed by Mayhem [28] for automatic exploitation purposes.

\textit{Static - Simple Expression Tracking:} A different approach leveraging the transformation capabilities of LLVM [83] is used by Di Federico et al. [46]. Here, the binary of interest is lifted to LLVM’s intermediate representation using QEMU’s tiny code generator lifter as a preliminary step. The obtained LLVM program is then transformed into single static assignment (SSA) representation. Based on SSA, the author’s simple expression tracker (SET) in conjunction with shift offset range data flow analysis is used to determine an over-approximation of possible jump targets.

A SET computation starts by detecting an indirect branch. Now, all non-constant operands (i.e., registers, memory locations) are tracked back until a constant is found. Then, the constant is used as input for the computation of the true target address of the indirect branch.

In order to supply bounded values for SET’s results that depend on non-deterministic data, such as user input, SET is accompanied by a data flow analysis based approach called offset shifted ranges analysis (OSR). OSRA is able to provide bounded values for expressions of the type constant + a \times b for small values of \( a \) and \( b \) [46].

\textit{Dynamic indirect branch recovery:} In opposition to static approaches, dynamic structural recovery algorithms are easily able to resolve many branches correctly, but suffer from the same problems as static approaches regarding function boundary detection and data type retrieval. Furthermore, the code coverage issue is still existent, which can be tackled with \textit{forced execution} and \textit{rollback} [151]. Here, Xu et al. implement a first-depth search based approach that saves the location and state of the program before executing each branch. Upon reaching a leaf in the dynamically extending CFG, a rollback to the last branch including an execution of its alternative path is forced, leading to improved CFG recovery.

Unfortunately, dynamic branch recovery approaches suffer from high computation overhead [23] that can be reduced by utilizing \textit{code caches}. Indirect branches are processed by translating their original addresses to their corresponding code cache address every time they are hit using a hash

\(^{17}\)Taken from Balakrishnan and Reps [13].
table. The code cache mechanism provides the ability to detect already disassembled basic blocks and directly link them together as they are processed by branching resulting in a processing speed up [23].

3.2.3 Function recovery. Function recovery consists of function boundary and function start detection. Where function start address identification tries to determine which addresses resemble a function’s entry point, function bound detection retrieves the first and the last address of a function [9]. To know the bound of a function is vital for a variety of further analysis and rewriting techniques like control flow protection [158] and binary instrumentation [82].

In the common case, function boundaries are determined by function prologues and epilogues. Both usually follow a pattern of certain instructions defined by the calling convention in the application binary interface (ABI). The next paragraphs provide an introduction on commonly used function recovery strategies.

Pattern matching and heuristics: A direct approach for function start address detection is realized by using pattern matching and heuristics [113, 146]. However, as shown by Andriesse et al. [8], the function start detection success rate drops to about 80% with increasing false positives caused by handwritten assembly, or encountering an optimizer’s results that are not covered by the pattern matching/heuristic schemes. Furthermore, pattern matching approaches are highly compiler dependent [8].

This issue can be mitigated to some extent using machine learning based approaches as done in Byteweight [16] or by Shin et al. [120]. While Byteweight performs function bound detection by utilizing an oracle providing the required mappings between function prologues (epilogues) and symbol information in combination with value set analysis to obtain function bodies, the approach by Shin uses trained neural networks to perform function bound detection. Although, better than simple pattern matching, machine learning based approaches are highly dependent on the quality of the training sets (i.e., which compiler types, version and variety of binaries).

Pattern matching in combination with backward binary slicing, used for indirect function calls, is performed by Qiao and Sekar [108]. After obtaining the slice for an indirect function call, pattern matching is used to determine whether the branch is a function call or an intra-procedural branch.

Graph based approaches: A true compiler agnostic, but still architecture dependent approach for function start address detection for x86 has been developed by Andriesse et al. [9]. The approach works by creating a global call graph of the binary, followed by a weakly connected component analysis: First, all edges created by a direct call instruction are hidden. This creates a partitioned call graph, where each partition consists only of basic blocks connected through instructions other than call. Now, all targets of the direct call instructions are used as function entry points to determine the neighborhood of the function candidate by following the control flow regardless of direction. While doing so, return instructions are not of interest. These steps will detect all directly called functions ceasing the weakly connected component analysis. The remaining functions are located in the spare basic blocks not yet associated with a function and are detected by further applying weakly connected component analysis and function entry point detection using global control flow analysis.

In addition to the compiler agnostic approach by Andriesse et al. [9], Federico and Agosto. [52], as well as Federico et al. [46] introduced an architecture agnostic method for function boundary detection. The approach uses QEMU’s tiny code generator as a first step before lifting the program into the LLVM intermediate representation where the detection mechanism is executed. The

\[^{18}\text{A call graph is a CFG without basic blocks. A global call graph consists of all edges within the binary regardless of possible function affiliation [158].}\]
algorithm starts from candidate function entry points. These are obtained by harvesting the programs LLVM representation including global variables with respect to (a) direct function calls and (b) global constants. Furthermore, only global constants that refer to already recovered basic blocks if they are interpreted as pointers are taken into account. Now, each targeted basic block (from either (a) or (b)) is explored by following other branches until a function return pattern is reached. The algorithm stops and returns an over-approximation of a candidate’s function bounds. In the next step, the set of candidate start addresses is filtered by keeping all start addresses that are exclusively reached through direct calls or through skipping jumps (e.g., through tail calling).

### 3.3 Label, symbol and data type extraction

Disassembled and with respect to data and instruction classified stripped binaries have no concept of labels, symbols and data types [3]. However, their presence is important in certain analysis and code generation scenarios [142]. Therefore, symbolization and data type recovery algorithms are used to augment disassembled binaries with the required information:

**Labels:** In general, labels are used as a placeholder for branch targets that are resolved to addresses during assembly when it is clear how much memory the instructions between a branch source and its target will consume. Since the transformation step in which the binary is eventually modified (see Section 4) is likely to invalidate the original branch target addresses, re-labeling is necessary when feeding a transformed binary to a commercial off-the-shelf (COTS) assembler.

**Symbols and data types:** A disassembled program has no concept of data types or symbols. From an assembly level perspective four consecutive bytes in memory may represent a 4-character long string, a 4-byte integer, or a pointer on a 32-bit processor. However, when recovering indirect branches, it is important to know whether a global variable shall be interpreted as an integer, a base pointer of a jump table, or a string. A sub problem in data type detection is function parameter detection, where stack based recovery is easier than register based retrieval because stack based function parameter signatures are well defined [97]. Making these decisions and creating a symbol table of its findings is the task of a symbolization algorithm.

**Symbolization:** Pointer constants cannot easily be distinguished from numeric constants, or string constants in disassembled stripped binaries due to the lack of labels and symbol names. Hence, symbolization algorithms provide means to do the differentiation as well as the creation of a symbol table that can be used in later steps. Furthermore, these algorithms have the ability to detect certain data types such as strings and floating-point numbers [53, 57, 141, 142].

A straightforward attempt in doing so is to test whether machine word wide constants point within the valid address range of the binary when interpreted as a reference. This approach is feasibly possible since address boundaries of .text and .data sections are always contained in the executable when operating on unobfuscated binaries.

For example, let us consider a binary with the .text section start address of 0x80000000 and a length of 0x50000000. In case the symbolization algorithm encounters the numeric constant of 0x00000300 at address 0x80000004, represented as 0x00030000 on a 32-bit little endian architecture, it is obviously a constant since it is pointing outside of the .text section. However, in case a numeric constant of 0x804ec3d is detected at address 0x8060080 it can either be a pointer resembling a branch target in the .text section or the little endian representation of the floating-point number 4e-34 declared as static variable.

---

19Example is taken from Wang et al. [141].
This leads to the necessity for more sophisticated symbolization approaches than pure range plausibility checking, as done by Uroboros [142], that is capable of differentiating between pointer, integer constants and strings (null and non-null terminated).

For example, Zipr’s [53, 57] approach is based on address pinning, which is performed during (indirect) branch resolution in Zipr’s dynamic structural recovery module. An instruction’s location is marked for updating (pinning) during transformation as soon as it is referenced by an (indirect) branch. The algorithm keeps a record of what branch targets what address, making it possible to build a dependency graph that is used as update reference during rewriting. As soon as an instruction is moved due to instruction insertion, the update mechanism is triggered causing all references to be adapted in such a way that the dependency graph stays correct. Additionally, Zipr creates a symbol table holding all detected pointers.

An evolution of Uroboros’ approach to data type identification is utilized by Ramblr [141]. Wang et al. employ a mixed approach using blanket execution [50] and localized value set analysis. Blanket execution is an abstract interpretation based semantic similarity detection algorithm using feature weighting. A feature is defined as a read or write operation to a memory location of interest and is used to detect dependencies between variables and constant definitions in order to determine their types. This is achieved by applying a combination of data dependence analysis, program slicing, and value-set analysis to address corner cases such as unaligned variables.

For example, in order to identify and recover a jump table, an intra-procedural backwards slice is generated with respect to the jump target. On behalf of the slice, value-set analysis is applied to find all entries within the table and to recover an over-approximation of possible branch target addresses. The algorithm terminates by marking the recovered table as pointer array.

Nonetheless, compiler optimizations such as base pointer re-attribution may lead to missed pointers. For example, the C expression “arr[\text{var - 'B'}]--;” computes the actual index of the array \text{arr} by subtracting the constant offset 0x42 (the hex value of the ASCII character B) from the variable \text{var} to obtain the value stored in the array which is then decremented. Since the subtraction of 0x42 is always done, an optimizing compiler may replace the base pointer of \text{arr} with the result of the computation “arr - 'B'” which can result in the new base pointer being located outside of the admissible memory region stated by the binary meta data (e.g., \text{arr} is the first variable in the \text{.data} section). Therefore, a symbolization algorithm will mistake the pointer for an integer constant. This issue can be overcome by enlarging the address boundaries provided by the binary meta data with a small experience based margin. The enlarged memory region can now be used as a pre-filter to identify immediate values that can be symbolized according to Wang et al. [141].

4 TRANSFORMATION

The transformation step’s task is to modify object files or already linked binaries in such a way that they include the desired additional functionality, but stay executable [81]. However, compilers produce densely packed code without empty address ranges except for padding within a section. This implies that there is no space for additional instructions after code generation. Hence, it is the task of the transformation step to find and exploit these locations within a binary where adding instrumentation code is admissible. Such locations are called instrumentation points [21]. Binary rewriting attempts can be generally categorized into static and dynamic approaches, that can be augmented with minimal-invasive and full-translation techniques.

**Static:** Static binary transformation performs alterations directly at the instrumentation point without any intermediate steps. It is most commonly used for link-time code manipulation and alterations affecting the instrumentation point only. One of the first static rewrite publicly available was the Liberator toolset for Honeywell’s Series 200 systems presented.
in 1966 [63]. The software’s purpose was to translate programs from the IBM 1400 series machines to Honeywell’s own computer system.

**Dynamic:** Dynamic transformation is capable of performing alterations at instruction granularity during program execution. In order to support programs written for the MPE V operating system that were executed on HP-3000 processors for the new HP precision architecture, Hewlett Packard implemented one of the first dynamic binary translation approaches in 1987 [20]. The tool was implemented as an emulator that was capable of resolving branch targets that could not be determined within a single transformation run (e.g. indirect branches).

**Minimal-invasive:** Minimal-invasive based transformations operate on branch granularity. They work by redirecting the program flow to a newly created part of the program in the binary under investigation. The additional instructions are inserted before the program flow is continued. ATOM [128] was a follow up tool on OM [5] by the same authors that relied on OM’s transformation scheme, but new code is added in a distinct section between the text and data section, creating a first version of a static minimal-invasive binary transformation style. Since the transformation is applied before linking, a valid binary can always be produced. The actual editing can be done using the binutils bfd [129] library. The first static minimal-invasive transformation approach to allow for persistent binary alteration on stripped binaries was presented by Prasad et al. [106] in 2003.

**Full-translation:** Full-translation based transformations are able to transform binaries at any instruction, but require the binary of interest to be transferred (lifted) into an intermediate representation. The first tool implementing this approach is ATOM [128]. Since ATOM also implements the first version of a static minimal-invasive binary transformation scheme, it can be seen as a mixed approach.

## 4.1 Static

Static binary rewriting can be divided into approaches requiring symbol table information and those that do not [21]. However, many of the latter approaches are able to leverage symbol table information if available.

**Rewriting without obligatory symbol table information.** Altering instructions in a program’s text section can have several implications.

In the best of all cases, static rewriting without symbol information is interested in exchanging instructions without the necessity to expand the text section of the program under investigation, thus avoiding the need to update branch target addresses. Such a case might be immanent when doing binary translation in fixed length instruction set architectures with semantic equivalent instructions that differ in their encoding as it has been done by Honeywell [63] in 1966. Honeywell’s liberator tools implemented a set of static binary translation tools that worked without symbol table information most of the time [134]. However, that was mainly the fact because Honeywell designed their 200 series to be compatible with IBM’s 1400 series [39]. Thus, only few additional tasks regarding incompatible instructions, except for direct instruction mapping were required to do.

However, as soon as a rewriter intends to add new instructions at instrumentation points the need for updating branch target addresses arises. While this is generally not a problem with program counter relative jumps and absolute branches, the update of target addresses for indirect branches is an undecidable problem in the general case [64]. A first attempt to tackle this problem has been made by Killian’s Pixie in 1986 [130]. The tool implemented basic block counting by adding at least three MIPS 1 instructions of instrumentation code at the beginning of a newly discovered basic
block. In order to cope for indirect branch target address updates, Killian introduced address translation tables. When using address translation tables, the rewriter adds a look-up table to the statically rewritten program that maps addresses from the original program into addresses of the modified program. Thus, every time an indirect branch is going to be taken in the modified program, an unconditional jump into the look-up table is performed, which redirects the program flow to a correct target address in the original application. Since the whole instruction address space of the original program must be covered and the original program must be stored as backup as well, this results in an overhead of more than 100 percent in terms of program size. Additionally, this approach is often limited to statically linked programs.

Today’s address translation schemes implement an extended two-level version of Pxie’s technique as it is used in Multiverse [17]. Here, a look-up table capable of addressing every byte in the application with a 4 byte offset is used to generate a mapping that allows reaching every entry in the table. Indexing an entry in the look-up table is done by calculating the offset of the original address from the base address of the original program’s text section. If the calculation returns a valid address in the original text section it is returned. In case the default dummy value 0xffffffff is returned, the program issues an error. However, if the indexed address is outside of the original text section, the second level look-up table is queried, which holds addresses to linked libraries.

In order to get rid of these high overheads, Sites et al. [122] implemented a so-called open-ended approach for static binary translation. Here, the translation is not complete after an initial run, but converges towards completeness upon new paths in the program are executed and translated.

Additionally, almost all of the early static binary rewriting tools realized their alteration using RISC processor architectures. One the one hand this imposes a relaxation on rewriting an instruction in-situ due to the fixed size instruction lengths of RISC processors. On the other hand, it raises challenges considering the rewriting of instruction having branch delay slots. For example, the “branch equals” instruction on MIPS features a delay slot, where its opposite instruction, “branch not equals” does not [35]. While this case in particular of interest for branch inversion in the context of optimization, it becomes a much more general problem when performing binary translation between different processor architectures like MIPS with some instructions having delay slots and ARM, where no delay slots are utilized [80]. Furthermore, when rewriting CISC programs, the variable instruction lengths have to be taken into account.

A static rewriting platform that supports x86, x86-64, SPARC, PowerPC, ARM architectures as well as a plethora of analysis algorithms is realized by Dyninst [48]. After its first years as a monolithic tool-set, it has been refactored into a set of modules directly exposing most of its Dyninst’s features to the user in 2007 [109].

Rewriting with symbol table & relocation information. Rewriting with symbol table and relocation information at hand opens the possibility for more sophisticated static program alterations. Hence, a first idea implemented by Wall [140] was to reduce the high overhead introduced when using address translation tables by utilizing symbol and relocation information. The approach was realized before linking the binary together with an unmodified linker. The tool’s focus was basic block counting.

Due to the availability of symbol and relocation information, static retrieval of control flow graphs that were augmented with additional information from prior profiling runs were possible. By using this idea, Larus et al. [80] implemented weighted control flow graphs that showed how often certain edges in the CFG were traversed. This made it possible to constrain that qualified for instrumentation and optimization.

---

20 load counter → increment counter → store counter

21 Publications building on Dyninst can be found at https://dyninst.org/related/view_papers.
Knowing which edges in a CFG are traversed often made rewriting with symbol and relocation information interesting for the application of link-time optimization. During the software building process the linker is invoked after code generation to create the final binary in its intended format (e.g., ELF). Thus, all required symbol information is still available in the object files, since stripping is done after linking. Code optimization at link-time is particular of interest since it enables program alterations that require knowledge of from an interprocedural CFG (ICFG)\(^{22}\) that can be generated at link-time. Based on the ICFG several optimization approaches have been realized, with the most common being: **Constant propagation & subexpression elimination:** The basic idea behind constant propagation is to find pools of variables that do not change for a pair of abstract syntax tree nodes. This is of interest since the occurrence of these variables might be exchanged with their literal value, thus preserving memory references \([70]\). A similar idea is executed when by searching for subexpressions that can be pre calculated in order to save execution time \([70]\). Targeting those kind of rewritings have been identified as a promising source for performance improvements \([116]\). While earlier tools like Alto \([93]\) and Plto \([116]\) utilize straightforward constant propagation algorithms as presented in Wegman et al. \([147]\), approaches that are more recent like Diablo implement fixed-point computation based solutions \([29]\). **Basic block rearrangement:** Tools that implement sophisticated profiling techniques such as Ispike \([85]\) that targets Intel Itanium processors are able to obtain information that can be used for cache optimization and basic block rearrangement. In case of Ispike, the hotness\(^{23}\) of a path is used to guide a basic block rearrangement algorithm in resorting certain blocks that are likely to be executed in a sequence. This is primarily done by inverting branches and inserting unconditional branches \([85]\). For more details on path hotness calculations see Section 4.2. In contrast, Diablo \([29]\) implements a technique called factoring where identical basic blocks are merged and the edged are adapted accordingly. Both techniques are possible due to the availability of interprocedural CFGs, symbol tables and relocation information. **Unreachable code elimination:** Dead code is known as basic blocks that have no inbound edge and thus can safely be removed once the interprocedural CFG is created \([93]\). Additionally, prior to performing their tasks, link-time optimization tools use preliminary profiling runs to retrieve information about the locations that could benefit from optimization \([29, 85, 93, 116]\).

### 4.2 Dynamic

Dynamic approaches either utilize the operating systems debugging or tracing interface like the PTRACE API under Linux \([103]\) resp. the application debugging API under Windows \([69]\), supply their own instrumentation runtime like Dynamo \([11]\), or realize a virtual machine approach as done by STRATA \([119]\).

One of the earliest dynamic binary rewriting approaches has been realized by Bergh et al. \([20]\) in 1987. The tool performs binary translation from software running on HP-3000 machines to HP precision processors involving an emulator that is used whenever a data dependent or indirect branch must be resolved. In such a case a special node mapping table is constructed that is filled by the emulator translating HP precisions branches back to HP-3000 addresses Circumventing the problem of resolving indirect branches Johnson \([68]\) realized a dynamic rewriter that utilized a modified linker, which retained all relocation information.

However, such direct approaches experience a significant overhead when instrumenting recurring instruction sequences. Furthermore, the required context switches between rewriting software

---

\(^{22}\)An interprocedural CFG is a CFG that resembles all procedures of the program \([5]\).

\(^{23}\)Hotness is calculated by recording the recurrence of certain paths in a program. Since hot basic blocks cannot be isolated in general, path hotness is able to spread across basic block boundaries forming hot paths\([136]\).
and program under investigation upon placing code at instrumentation code causes a significant run-time overhead [23, 117]. In order to reduce this overhead code caches are employed.

**Code Caches.** A code cache is a data structure that is filled with recurring instruction sequences that are subject to rewriting [11]. Cached instruction sequences are either of basic block [23, 35], or larger granularity (e.g. traces [11, 127], or fragments [35, 117]). In case an instruction sequence supports larger granularity than basic blocks they usually span direct branches and end at indirect branches. Operating on instruction sequences that are larger than basic blocks has the advantage of being able to cache interprocedural instruction sequences. That directly benefits optimization attempts [11]. Nevertheless, approaches working with basic blocks employ basic block stitching techniques to enqueue several basic blocks to longer sequences [23, 35].

**Selective Code Caching.** However, not all sequences are necessarily cached, but only those that stem from hot paths during execution. A path gets hot once it has been traversed several times depending on a threshold value [11, 12, 35]. Nonetheless, during path hotness detection an instruction sequence, (e.g., a basic block) is not considered isolated, but is able to dissipate heat to its neighbor sequences. This is done by also taking the predecessor and successor sequences of a hot sequence into account. Therefore, the cache is only filled with heavily frequented parts of the program under investigation.

Usually caches employ some kind of replacement strategy in order to have always the most recently referenced information at hand. Considering code caches, the replacement strategy flush when full is most commonly used (e.g., [23, 35, 117]). An exception is implemented by Dynamo [11, 12] that realizes a pro-active cache flushing strategy based on how often cached traces have been hit recently. This results in a smaller code cache.

**Instruction Sequence Linking.** Adding instrumented instruction sequences into a code cache is first step on improving a dynamic rewriter performance. However, at the end of sequence a context switch between instrumented and instrumenting task would have to occur in order to find the start of the next sequence. Instruction sequence linking techniques counter this necessity.

Regarding unconditional and statically known conditional branches in Dynamo, fragments are linked together by letting a cached fragments exit branch point to its successor in the fragment cache rather than the original code location [11, 12]. Since also indirect and conditional branches are subject to target address redundancy, Dynamo maintains table of predicted indirect branch targets that is consulted upon reaching an indirect branch. If the indirect branch points at a cached fragment, the link is directly followed. Otherwise, control is handed back to the Dynamo runtime that resolves the new branch address and updates the entry in the predicted indirect branch table if it points to another already cached fragment.

Instruction sequence linking is also used by virtual machine approaches like STRATA [117]. Here, a fragment starts with the next uncached instruction and ends with a conditional or indirect branch. Since each fragment is placed into the cache, the according control transfer function is rewritten to reach in a trampoline that leads back to STRATA’s fragment builder issuing a context switch. If, after some time both branch targets of a conditional branch reach into cached code, the trampolines are removed thus linking together the fragments. Something similar is used in terms of adding new fragments upon following the control transfer function is done when encountering indirect branches [118].

Another technique for indirect branch linking is utilized by Pin [84] and HDTrans [127]. Both tools implements a hash table that links the branch source addresses of indirect branches with a

---

24 Although Dynamo names instruction sequences that qualify for caching traces, it calls them fragments as soon as they are in the code cache. [11] Hence we will call Dynamo’s fragments *Dynamo fragments* throughout the paper.
list of predicted targets. A branch target address is added to the predicted target address list as soon as it has been taken once. This creates a linked list of indirect branch target addresses. The main difference between these two realizations is that HDTrans checks if the indirect branch target is already hashed and then links the basic blocks directly, while Pin resolves the target first, and then checks if it hit the right entry in the linked list of indirect branch targets associated with that originating address.

Cifuentes at al. [35] realized a simpler approach by counting the time a certain target is hit by an indirect branch, thus making it the default indirect branch target in their prediction. In case the prediction was false a context switch and resolution by the instrumenter was performed.

Usually return addresses can be resolved straightforward, however, traditional approaches required direct support for C++ exception handling, garbage collection and \texttt{longjmp()} calls. Thus, Sridhar et al. [127] introduced a cooperative call/return protocol that puts the untranslated return address on the stack and a translated return address in the code cache. Upon the call of a return instruction the translated address is taken. However, if the approach fails due to recursion for example, the indirect branch address translation scheme of HDTrans is used. Considering exception handling Chen et al. [30] instrument the appropriate \texttt{ntdll} calls in Windows to support this feature in Mojo.

Performing Alterations. After finding the instrumentation point of interest, dynamic rewriters either employ (a) minimal-invasive alteration to generate persistently changed binaries (e.g. \cite{112}), (b) a full-translation approach allowing to execute elaborate analysis techniques (e.g. \cite{53, 57}), or a (c) list of linked basic blocks that allow mostly for non-persistent binary alterations with less execution time overhead (e.g. \cite{43, 75}).

In case (a), the transformation problem falls back to the static minimal-invasive transformation problem after executing the analysis step dynamically (see Section 4.3). This has been done on in the work of Hollingsworth et al. \cite{62} for Unix, and in Etch \cite{112} for Microsoft’s PE format. Minimal-invasive based constructs can be created at run-time by allocating a buffer holding the instrumentation code in an executable marked memory region using the \texttt{mprotect()} function call under Linux or the \texttt{VirtualAllocEx()} function under Windows. The same approach is used by DynInst \cite{25, 48}. Diota \cite{87} utilizes this approach as well, but retains an original copy of the altered program’s parts in memory to handle the data in code and code in data rewriting problem for CISC machines.

Case (b) results in a static full-translation transformation problem. An instance is realized by the work of Jackson et al. and their rewriter Zipr \cite{53} by implementing a lifter to the high-level language ADA\cite{28} to utilize the plethora of available formal verification and analysis frameworks. Although a dynamic approach, Zipr claims to able to generate persistently rewritten binaries using a technique called address pinning (see Section 5 for further information). In order to facilitate transformation and optimization tasks when translating between IA-32 and IA-64 programs Srivastava et al. \cite{49} employed Microsoft’s own intermediate representation MSIL. Cifuentes et al. \cite{35} use a register transfer level based intermediate representation for their binary translator framework walkabout.

Case (c) subsumes rewriting approaches that implant their instrumentation directly at binary level using just in time compilation techniques. The basic approach does not require any trampolines or intermediate representations but injects compiled code fragments at the instrumentation points of the cached instruction sequences. Most of these approaches do not allow for persistent

\footnote{http://man7.org/linux/man-pages/man2/mprotect.2.html}
\footnote{See https://www.dyninst.org/related/view_papers for a list of publications using DynInst.}
\footnote{http://www.adaic.org/}
transformations, but rather aim at efficient run-time alterations during program execution as it is done by Kiriansky et al. [75], Pin\textsuperscript{29} [84] and the dynamic path of Kevlar [43] for example. Since not all alterations\textsuperscript{30} require a detailed disassembly of each instruction, DynamoRIO\textsuperscript{31} [23] introduces a five layer based instruction representation scheme. The scheme is an extension to Dynamo’s [11, 12] instruction representation that is used for fragment linking.

4.3 Minimal-invasive

Minimal-invasive binary transformation in a static rewriting attempt works as depicted in Fig. 4a to Fig. 4c. The program flow displayed in Fig. 4a will be redirected during the transformation procedure shown in Fig. 4b in such a way that the intended instrumentation code located in a new program section (respectively segment) will be executed before and after the instrumented function in Fig. 4c.

It has to be noted that minimal-invasive binary transformation attempts are only capable of instrumenting binaries at branch granularity, since instrumentation code can only be reached by redirecting existing branches in the original binary.

The original program flow displayed in Fig. 4a (1) through (4) consists of a prologue and epilogue for function \texttt{a_func} with \texttt{a_func} performing an arbitrary task. It will be augmented by some instrumentation code adding features to \texttt{a_funcs} epilogue and prologue code as it would be the case when adding stack canaries\textsuperscript{32} for security. \texttt{a_func} transformation process displayed in Fig. 4b consists of the following steps, assuming the binary format under investigation is of type ELF:

(I) A new section (.newsec) is created and the instrumentation code is added to the binary.

(II) The function prologue of \texttt{a_func} is copied right after the instrumentation code. Furthermore, the instrumentation code has to save the current machine state in order to stay transparent for the remainder instructions and the instrumented binary. The old location of \texttt{a_func}’s prologue is called the instrumentation point. It must be long enough to hold the instructions added in step (III). The instrumentation code itself is shown as \texttt{exec_instrum} comment. Furthermore, an unconditional jump is added (“\texttt{jmp [ra_func]}”) aiming right before the call instruction for \texttt{a_func}

(III) There is a check if the prologue of \texttt{a_func} can be exchanged with an unconditional jump into the instrumentation code located at \texttt{instrum}. in .newsec. While this was possible in our case, not all instruction set architectures are able to cover their whole address space within in a single jump instruction [131]. Thus, when the instrumentation code location is out of range for a single jump instruction another instruction would have to be inserted in order to reach \texttt{instrum}. in .newsec. This in turn would cause address updates of possibly all branches within the binary, leading to the necessity of reassembling the whole binary, which is not intended, or even possible in most cases when applying minimal-invasive binary rewriting [46]. A solution to this problem was presented by Prasad and Chiueh [106] who replace the jump instruction with a debug interrupt call (if available on the architecture). In case explicit debug instructions are not available or their utilization is not intended, trampolines can be used [145]. Similar to a real trampoline, a trampoline in the context of binary rewriting can be reached with a comparably small jump from an instrumentation point, however, just like

\textsuperscript{29}Pin for ARM adds a relaxation to the rewriting problem when it comes to self modifying code detection, as ARM processors provide a dedicated instruction for that purpose [60].

\textsuperscript{30}E.g., Detection of basic block boundaries requires only to know that a certain byte sequence represents a branch instruction, but the branch’s parameter decoding is not of interest at that time.

\textsuperscript{31}A list of publications utilizing DynamoRio can be found at http://dynamorio.org/pubs.html

\textsuperscript{32}A random, but known by the application value that is placed before the return instruction of a function. In case it is overwritten by an adversary, or by accident, the program will know and abort before any harm is done.
when using a real trampoline, the subsequent jump will be amplified making it possible to reach a far away instrumentation point of interest in a different section. The trampoline is usually implemented as a jump table, with the instrumentation points addressing a slot within the table to reach their intended instrumentation code. In case trampolines and debug instructions are not an option, one may use the instrumentation point and its adjacent instruction to create a branch to instrumentation code as it is done by BIRD [96].

(IV) Finally, the epilogue of a_func is instrumented. However, the “leave” instruction occupies too little memory to be replaced by a “jmp” instruction. This also represents a case in which Prasad and Chiueh’s [106] solution of adding a debug interrupt call can be applied as shown in Fig. 4b.

The program’s transformed flow is displayed in Fig. 4c. Here, the first jump instruction (1) targets the instrumentation code (2). After prologue instrumentation has been reached, the context is restored and an unconditional branch back before the call of a_func is performed in (3) through (5). a_func is executed until the epilogue instrumentation is called by the debug interrupt instruction in step (7). Debug interrupts are often implemented as software interrupts in general purpose operating systems. They essentially cause a signal to be raised by the operating system kernel; therefore, a corresponding signal handler can be registered that is executed in turn in step (8). Finally, in steps (9) through (11) the signal handler returns to a_func, which eventually returns to step (12) and thus leaving the instrumentation detour.
4.4 Full-translation

Full-translation allows for binary alteration in instruction granularity. Hence, every instruction is a possible instrumentation point.

Fig. 5 shows the general approach on a stack usage optimization scenario. The goal is to reduce the stack memory consumption of the example function. First, the input-binary, as a direct result of the disassembler, is fed into a lifting algorithm, which maps every instruction to a semantically equivalent intermediate representation statement [6, 31]. In our case, the LLVM [83] intermediate representation (IR) is used. The local variable created in line 4 of the input-binary block displayed in Fig. 5 is never used throughout the function; therefore, it is a candidate for removal to save stack space. Therefore, the IR in block llvm-ir pre transformation is altered in such a way that only a single local variable is used in the llvm-ir post transformation. Binary transformation is performed on the IR, which in turn is reassembled using a code generator. Since code generated by different compilers (e.g., gcc, clang) as well as compiler versions (e.g., gcc 3 vs. gcc 5) might make different choices regarding what IR instruction is mapped to an actual instruction; the output-binary might have a different address layout and caching behavior [6]. In our example, the function prologue in input-binary is changed from “add rsp, 0x10” and “pop rbp” to “leave” by the code generator. Note that both epilogues are semantically equivalent but lead to a different memory layout of the transformed binary.

Another source of noise for the semantically equivalent lifting approach is the use of advanced processor instructions that must be directly supported by the IR, such as the multiply accumulate instruction on an ARMv7 architecture. The multiply accumulate instruction executes the multiplication and addition (i.e., \( d = (a \times b) + c \)) of three distinct values that are stored at a possibly distinct target register. It is often used for recurring, but speed oriented operations such as image filtering. Depending on the lifter’s features the instruction can either be lifted into a semantically equivalent, or instruction equivalent IR representation. In case an instruction equivalent lifter is used, the code generator will emit another MLA instruction after transformation. When using a semantically equivalent lifter this might not be the case. Although an optimizing code generator can detect the MLA pattern in the IR, it might be the case that an instrumentation point is located...
Matthias Wenzl, Georg Merzdovnik, Johanna Ullrich, and Edgar Weippl

after the location of the former MLA instruction. The transformer will add its instrumentation
code, thus preventing an optimization algorithm from detecting the MLA pattern. This will result
in a binary with different memory layout and different execution speed due to the usage of the less
efficient distinct multiply and addition instructions.

Furthermore, when inserting a set of instructions between two operations relying on the integrity
of the flags register, the rewriter must either choose (a) to use instructions not affecting the flags
register, (b) save the flags register to a spare register if available, or (c) save the flags register onto
the stack. Nevertheless, as stack save and restore operations imply additional two instructions this
is only feasible if larger blocks of instructions are inserted. Additionally, in case of using CISC
machines, spare registers are rare [97].

OM by Srivastava and Wall [5] from 1992 implemented a link-time code manipulation system
that used register transfer level representation to manipulate the program under investigation. The
tool used weighted graphs\(^{33}\) for loop detection in order to move loop invariant before the loop’s
body.

One of the first full-translation based binary rewriters that did not require symbol information was
implemented by Larus and Schnarr [81]. Their tool EEL is based on ATOM and lifts binaries into an
unspecified intermediate representation. The approach implemented a callback to instrumentation
code that is not located at a distinct section as it is done in ATOM using a minimal-invasive approach.
Furthermore, unrecognized parts of the binary during disassembly and lifting are stored as backup
in the altered binary producing a high overhead. High space overhead due to keeping backup copies
because of imperfect structural recovery algorithms is a central issue in full-translation approaches.

The first work tackling this issue was done by Wang et al. with Uroboros [142] in 2015 and
Ramblr [141] in 2017. A different idea was developed by Hasabnis and Sekar [55]. The authors’
approach is to utilize machine learning in order to obtain completely and correctly lifted binaries
into gcc’s internal representation RTL. A training data set is generated by tracing the compilers RTL
to assembly code decisions for a large set of compilations of different programs. Their framework
does elastic pattern matching to map recovered instructions and their parameters back into the gcc
intermediate representation RTL when operating on different binaries than those the tool has been
trained with.

Since intermediate representations (IR) are the central component in full-translation binary
transformation, the following paragraphs provide a compact overview on available IRs that are
used throughout the tools mentioned in our paper.

### Intermediate representations

The following list presents the most common intermediate representations (IRs) together with their availability and properties for the use case of binary rewriting.

**REIL** [47] is used as IR in IDA-PRO [114] and implements a reduced instruction set of x86,
PowerPC and ARM processors. The reduction results in the most common instruction responsible
for security related bugs. In order to use REIL without IDA, an open source implementation of REIL,
called OpenReil [101] which supports x86 and parts of the ARMv7 architecture including thumb
mode. Currently, 23 instruction are supported by OpenReIL. **BAP** [24] is a complete binary analysis
framework implementing the intermediate representation BAP. At the time of writing the BAP IR
supports x86, ARM, MIPS and PowerPC CPUs. It was designed to represent all side-effects (flags,
wait cycles, etc.) to enable syntax directed analysis. The semantics have been formally verified to
aid in formal reasoning on program properties. The intermediate representation of **LLVM** [83]
provides a complete representation of all supported instructions. Unfortunately, it lacks a direct
lifting support, which is thus provided by the lifting framework MCSema from trail of bits [100]. The
Tiny Code Generator (**TCG**) IR used in QEMU supports a wide variety of processor architectures.

---

\(^{33}\)Weighted graphs reflect the recurrence of basic blocks [5].
Nevertheless, it is strongly intertwined with QEMU itself [107], making it hard to use it outside the project. Fortunately, there exists an extracted version of TCG as a library currently supporting a subset of TCGs features [153]. VEX [138] is the intermediate representation of Valgrind, thus supporting a wide variety of common processor architectures as well as a subset of specialized instructions such as x86 MMX. It is successfully used in the angr [121] binary analysis framework. An exception from the traditional approaches is LISC. LISC learns instructions semantics to form an IR from compiled binaries [56], thus achieving a higher instruction coverage rate. However, its success varies greatly with the diversity of the supplied test data.

5 CODE GENERATION

The code generation step integrates the changes made during the transformation step into an executable binary. This can be done temporarily in a non-persistent (dynamic) binary rewriting scheme, or durably in a persistent approach. While a temporary rewriting attempt only has to make the instrumentation code reachable during execution (A), a persistent solution must either integrate the instrumentation code persistently into an existing binary (B) and alter its administrative components, or generate a completely new binary from scratch (C).

(A) Making instrumentation code reachable during execution: At the end of the transformation step in Section 4.2, step (c), the intended instrumentation code is ready to be inserted in the program flow at the instrumentation point. First, the instrumentation code is fed to a just-in-time (JIT) assembler (see [23]). Next, the binary snippet is placed into a newly allocated buffer that is configured to have execution permissions. Finally, the branch target of the instrumentation point is altered making the new code reachable during execution.

(B) Integrating instrumentation code persistently into an existing binary: This approach causes some overhead in terms of disk size depending on the used transformation technique covered in Section 4. If a minimal-invasive algorithm has been employed, the instrumentation snippet is fed into an assembler and added into a new section within the altered binary. Moreover, the VMA (virtual memory address) of the newly added section must be associated with an executable segment when running Unix based operating systems. This can be achieved by using the binutils bfd [129] and elf [132] library. In case of Windows, the newly created section must be registered at the section table [105].

In case a full-translation approach is utilized, the binary under investigation must be fully recreated. However, due to the challenges regarding the analysis steps (e.g., the indirect branch resolution problem, parts of the binary might not have been identified as code or data at all. Since these parts are likely to be vital for the proper function of the binary, they still have to be integrated in the rewritten binary. This can be done by interpreting an unidentified binary stream as both code and data and put it in both sections (.data, .text) during code generation. Although, this possibly results in a significant overhead, it resolves the indirect branch resolution problem, as all variables occurring in the unidentified binary blob can be referenced in its data section copy. Furthermore, all indirect branches can be resolved to the blob’s text section copy. Nevertheless, the code generation part must be executed by an altered code generator that has knowledge about the original binary’s layout [102]. This is mainly caused by the fact that binaries have no concept of symbols and labels [142] which are required by a commercially available off-the-shelf assembler to create a fully functional binary from source code.

34Today, the execution of code stemming from the data section of a program is often prohibited for security reasons. However, it is possible to set certain pages that previously were set to non executable to executable again.
(C) *Generating a completely new binary off the shelf:* Throwing away the old binary file and creating a completely new one after the transformation step is a method to keep the additional overhead small (e.g. backup copies of unidentified raw binary snippets). The success of this approach is directly related to the success of the recovery strategies executed during the analysis steps. The so-called reassembling procedure itself is direct [141]. First, labels are distributed to all recovered symbols and symbolizable immediates. Then the augmented disassembly can be put into a single file and fed to an commercially off-the-shelf disassembler such as nasm.

6 CATEGORIZATION

So far, we have covered all main steps in performing binary writing, their problems and the techniques attempting to solve them. What is still missing is a mapping between the main application domains, the basic techniques and the tools implementing these solutions (see Table 1 and Fig. 6). The 67 publications present an overview on the available tools and papers concerning either persistent or non-persistent binary rewriting, covering a period from 1966 to 2018.

The items in the pool of publications are sorted with respect to their year of publication and categorized according to their overall use case—*Emulation*, *Optimization*, *Observation*, or *Hardening*. Furthermore, the category *Generic* was added to reflect solutions that have been implemented with a versatile usage in mind.

Table 1 displays the architecture of the respective transformation procedure, the operating system the tool is executed on, the applied structural recovery mechanisms and the realized level of persistence. The resulting categorization allows us to provide a comprehensive overview with respect to the most distinguishable features the investigated publications offer.

Table 1. List of publications under comparison with the column Tool/Author showing either the respective tool’s name, or the publication authors in the form "[first paper author] et al.". Adjacent, column Structural recovery providing additional information on the structural recovery techniques used. Column Aim shows the tools initial application scenario as introduced in Section 1. Besides the terms *Emulation*, *Optimization*, *Observation* and *Hardening*, the category *Generic* was added to indicate the tool’s intended versatile usability. Finally, column Pers. shows if the respective paper allows for persistent binary rewriting.

<table>
<thead>
<tr>
<th>#</th>
<th>Tool/Author</th>
<th>Ref</th>
<th>Year</th>
<th>Arch</th>
<th>System</th>
<th>Structural recovery</th>
<th>Aim</th>
<th>Pers.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Liberator</td>
<td>[63]</td>
<td>1966</td>
<td>IBM1400/Honeywell</td>
<td>honeywell os 200</td>
<td>direct translation due to ISA compatibility</td>
<td>Emulation</td>
<td>yes</td>
</tr>
<tr>
<td>2</td>
<td>Pixie</td>
<td>[19]</td>
<td>1986</td>
<td>risc</td>
<td>unix</td>
<td>address translation table (indirect jumps)</td>
<td>Optimization</td>
<td>yes</td>
</tr>
<tr>
<td>3</td>
<td>Bergh et al.</td>
<td>[20]</td>
<td>1987</td>
<td>HP3000</td>
<td>unix</td>
<td>symbol table</td>
<td>Emulation</td>
<td>yes</td>
</tr>
<tr>
<td>4</td>
<td>Mimic</td>
<td>[89]</td>
<td>1987</td>
<td>cisc</td>
<td>system/370 os s</td>
<td>run-time</td>
<td>Emulation</td>
<td>yes</td>
</tr>
<tr>
<td>5</td>
<td>Bedichek et al.</td>
<td>[18]</td>
<td>1990</td>
<td>motorola 88000</td>
<td>unix</td>
<td>run-time</td>
<td>Emulation</td>
<td>no</td>
</tr>
<tr>
<td>6</td>
<td>Johnson et al.</td>
<td>[68]</td>
<td>1990</td>
<td>risc</td>
<td>unix</td>
<td>symbol table</td>
<td>Optimization</td>
<td>yes</td>
</tr>
<tr>
<td>9</td>
<td>Hollingsworth et al.</td>
<td>[62]</td>
<td>1994</td>
<td>risc</td>
<td>unix</td>
<td>run-time</td>
<td>Optimization</td>
<td>no</td>
</tr>
<tr>
<td>10</td>
<td>Shade</td>
<td>[36]</td>
<td>1995</td>
<td>sparcv8</td>
<td>Sparcv8</td>
<td>run-time</td>
<td>Observation</td>
<td>no</td>
</tr>
<tr>
<td>11</td>
<td>Wahbe et al.</td>
<td>[34]</td>
<td>1995</td>
<td>mips, sparc</td>
<td>ulinx</td>
<td>symbol table</td>
<td>Emulation</td>
<td>yes</td>
</tr>
<tr>
<td>12</td>
<td>TIBBIT</td>
<td>[7]</td>
<td>1995</td>
<td>Motorola 68000</td>
<td>ibm, acs3.2, rs6000,</td>
<td>run-time</td>
<td>Emulation</td>
<td>yes</td>
</tr>
<tr>
<td>13</td>
<td>EEL</td>
<td>[81]</td>
<td>1996</td>
<td>x86</td>
<td>windows</td>
<td>pattern matching, backward slicing (indirect jumps)</td>
<td>Generic</td>
<td>yes</td>
</tr>
<tr>
<td>14</td>
<td>AOM</td>
<td>[128]</td>
<td>1997</td>
<td>risc</td>
<td>unix</td>
<td>symbol table</td>
<td>Generic</td>
<td>yes</td>
</tr>
<tr>
<td>15</td>
<td>EEL</td>
<td>[112]</td>
<td>1997</td>
<td>x86</td>
<td>windows</td>
<td>unspecified</td>
<td>Optimization</td>
<td>yes</td>
</tr>
<tr>
<td>16</td>
<td>Kernnold</td>
<td>[111]</td>
<td>1999</td>
<td>solars</td>
<td>solars</td>
<td>run-time</td>
<td>Generic</td>
<td>no</td>
</tr>
<tr>
<td>17</td>
<td>DynInst I</td>
<td>[25]</td>
<td>2000</td>
<td>x86-64, powerpc, armv8</td>
<td>windows, linux</td>
<td>run-time</td>
<td>Optimization</td>
<td>no</td>
</tr>
<tr>
<td>18</td>
<td>UQBT</td>
<td>[55]</td>
<td>2000</td>
<td>x86, sparc, jvm</td>
<td>windows, linux</td>
<td>pattern</td>
<td>Emulation</td>
<td>yes</td>
</tr>
<tr>
<td>19</td>
<td>Vulcan</td>
<td>[49]</td>
<td>2001</td>
<td>x86</td>
<td>windows</td>
<td>run-time/pattern matching</td>
<td>Optimization</td>
<td>yes</td>
</tr>
<tr>
<td>20</td>
<td>Krawczyk et al.</td>
<td>[75]</td>
<td>2002</td>
<td>solars</td>
<td>solars</td>
<td>run-time</td>
<td>Hardening</td>
<td>no</td>
</tr>
<tr>
<td>21</td>
<td>STRATA</td>
<td>[119]</td>
<td>2003</td>
<td>x86, mips, sparc</td>
<td>Linux, Unix</td>
<td>run-time</td>
<td>Emulation</td>
<td>no</td>
</tr>
<tr>
<td>22</td>
<td>Prasad et al.</td>
<td>[108]</td>
<td>2003</td>
<td>x86</td>
<td>Linux</td>
<td>pattern matching</td>
<td>Hardening</td>
<td>yes</td>
</tr>
</tbody>
</table>

Continued on next page

35http://www.nasm.us/
#### Table 1 – continued from previous page

<table>
<thead>
<tr>
<th>#</th>
<th>Tool/Author</th>
<th>Ref. Year</th>
<th>Arch.</th>
<th>System</th>
<th>Structural recovery</th>
<th>Aim</th>
<th>Pers.</th>
</tr>
</thead>
<tbody>
<tr>
<td>23</td>
<td>DynamoRIO</td>
<td>[23] 2003</td>
<td>x86</td>
<td>windows, linux</td>
<td>run-time</td>
<td>Generic</td>
<td>no</td>
</tr>
<tr>
<td>24</td>
<td>Diablo</td>
<td>[45] 2004</td>
<td>arm</td>
<td>linux</td>
<td>heuristics</td>
<td>Optimization</td>
<td>yes</td>
</tr>
<tr>
<td>25</td>
<td>Pin</td>
<td>[84] 2005</td>
<td>x86-64, arm, itanium</td>
<td>linux</td>
<td>run-time</td>
<td>Generic</td>
<td>no</td>
</tr>
<tr>
<td>26</td>
<td>Ligatti et al.</td>
<td>[1] 2005</td>
<td>x86</td>
<td>windows</td>
<td>run-time/pattern matching</td>
<td>Hardening</td>
<td>yes</td>
</tr>
<tr>
<td>27</td>
<td>LANCE-T</td>
<td>[130] 2005</td>
<td>arm</td>
<td>linux</td>
<td>heuristics</td>
<td>Optimization</td>
<td>yes</td>
</tr>
<tr>
<td>28</td>
<td>Hu et al.</td>
<td>[65] 2006</td>
<td>x86, mips, sparc</td>
<td>linux, unix</td>
<td>run-time</td>
<td>Hardening</td>
<td>no</td>
</tr>
<tr>
<td>29</td>
<td>BBRI</td>
<td>[9] 2006</td>
<td>x86</td>
<td>windows</td>
<td>pattern matching</td>
<td>Hardening</td>
<td>both</td>
</tr>
<tr>
<td>30</td>
<td>FinnField</td>
<td>[90] 2006</td>
<td>x86</td>
<td>linux</td>
<td>pattern matching, forced instruction alignment</td>
<td>Hardening</td>
<td>yes</td>
</tr>
<tr>
<td>31</td>
<td>Valgrind</td>
<td>[98] 2007</td>
<td>arm, mips, x86, ppc32, x390</td>
<td>linux, unix</td>
<td>run-time</td>
<td>Observation</td>
<td>no</td>
</tr>
<tr>
<td>32</td>
<td>BullBlaze</td>
<td>[126] 2008</td>
<td>x86, arm</td>
<td>linux</td>
<td>VSA (indirect jumps), SSA analysis</td>
<td>Hardening</td>
<td>no</td>
</tr>
<tr>
<td>33</td>
<td>Jaktit</td>
<td>[72] 2008</td>
<td>x86</td>
<td>windows</td>
<td>abstract interpretation, bounded address tracking (pointer type/integer distinction)</td>
<td>Generic</td>
<td>no</td>
</tr>
<tr>
<td>34</td>
<td>Pehl</td>
<td>[92] 2010</td>
<td>x86</td>
<td>linux</td>
<td>pattern matching</td>
<td>Observation</td>
<td>yes</td>
</tr>
<tr>
<td>35</td>
<td>SecondWrite</td>
<td>[102] 2011</td>
<td>x86</td>
<td>linux</td>
<td>speculation</td>
<td>Hardening</td>
<td>yes</td>
</tr>
<tr>
<td>36</td>
<td>Howard</td>
<td>[123] 2011</td>
<td>x86</td>
<td>linux</td>
<td>VSA, abstract interpretation, abstract data structure identification, (bounded) pointer tracking</td>
<td>Observation</td>
<td>yes</td>
</tr>
<tr>
<td>37</td>
<td>ROPdefender</td>
<td>[42] 2011</td>
<td>x86</td>
<td>linux</td>
<td>run-time</td>
<td>Hardening</td>
<td>no</td>
</tr>
<tr>
<td>38</td>
<td>BAP</td>
<td>[24] 2011</td>
<td>x86, arm</td>
<td>linux</td>
<td>VSA (indirect jumps), supports for instr analysis SSA</td>
<td>Observation</td>
<td>no</td>
</tr>
<tr>
<td>39</td>
<td>STIR</td>
<td>[144] 2012</td>
<td>x86, windows, linux</td>
<td>pattern matching, heuristics (from ida)</td>
<td>Hardening</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>40</td>
<td>REINS</td>
<td>[145] 2012</td>
<td>x86, windows, linux</td>
<td>pattern matching, heuristics (from ida)</td>
<td>Hardening</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>41</td>
<td>BinArmor</td>
<td>[124] 2012</td>
<td>x86</td>
<td>linux</td>
<td>pattern matching</td>
<td>Hardening</td>
<td>yes</td>
</tr>
<tr>
<td>42</td>
<td>CFFIR</td>
<td>[136] 2013</td>
<td>x86</td>
<td>windows</td>
<td>pattern matching</td>
<td>Hardening</td>
<td>yes</td>
</tr>
<tr>
<td>43</td>
<td>SLX</td>
<td>[11] 2013</td>
<td>x86</td>
<td>linux</td>
<td>run-time</td>
<td>Hardening</td>
<td>no</td>
</tr>
<tr>
<td>44</td>
<td>Aband et al.</td>
<td>[6] 2013</td>
<td>x86</td>
<td>linux</td>
<td>speculation, dynamic exec. (indirect jumps), SVA</td>
<td>Generic</td>
<td>yes</td>
</tr>
<tr>
<td>45</td>
<td>MADRAS</td>
<td>[137] 2013</td>
<td>x86-64</td>
<td>linux</td>
<td>pattern matching</td>
<td>Generic</td>
<td>yes</td>
</tr>
<tr>
<td>46</td>
<td>Smithson et al.</td>
<td>[125] 2013</td>
<td>x86</td>
<td>linux</td>
<td>speculation, added dynamic exec. (indirect jumps)</td>
<td>Generic</td>
<td>yes</td>
</tr>
<tr>
<td>47</td>
<td>PPCgate</td>
<td>[155] 2013</td>
<td>x86</td>
<td>linux</td>
<td>pattern matching</td>
<td>Hardening</td>
<td>yes</td>
</tr>
<tr>
<td>48</td>
<td>Zhang et al.</td>
<td>[138] 2013</td>
<td>x86</td>
<td>linux</td>
<td>pattern matching</td>
<td>Hardening</td>
<td>yes</td>
</tr>
<tr>
<td>49</td>
<td>PST</td>
<td>[157] 2014</td>
<td>x86</td>
<td>linux</td>
<td>pattern matching</td>
<td>Hardening</td>
<td>yes</td>
</tr>
<tr>
<td>50</td>
<td>Davidson et al.</td>
<td>[18] 2015</td>
<td>x86, mips, sparc</td>
<td>linux</td>
<td>run-time</td>
<td>Hardening</td>
<td>no</td>
</tr>
<tr>
<td>51</td>
<td>VITI</td>
<td>[158] 2015</td>
<td>x86</td>
<td>linux</td>
<td>pattern matching</td>
<td>Hardening</td>
<td>yes</td>
</tr>
<tr>
<td>52</td>
<td>Lockdown</td>
<td>[180] 2015</td>
<td>x86</td>
<td>linux</td>
<td>run-time, pattern matching, data section check to find static pointers to instructions</td>
<td>Hardening</td>
<td>no</td>
</tr>
<tr>
<td>53</td>
<td>UROBOROS</td>
<td>[142] 2015</td>
<td>valgrind</td>
<td>linux, unix</td>
<td>backward slicing, VSA, heuristics, symbolic execution</td>
<td>Generic</td>
<td>yes</td>
</tr>
<tr>
<td>54</td>
<td>Davidson et al.</td>
<td>[44] 2016</td>
<td>x86</td>
<td>linux</td>
<td>run-time</td>
<td>Hardening</td>
<td>no</td>
</tr>
<tr>
<td>55</td>
<td>Kevlar</td>
<td>[55] 2016</td>
<td>x86</td>
<td>linux</td>
<td>run-time</td>
<td>Generic</td>
<td>yes</td>
</tr>
<tr>
<td>56</td>
<td>Hawkins et al.</td>
<td>[38] 2016</td>
<td>x86-64</td>
<td>linux</td>
<td>run-time</td>
<td>Hardening</td>
<td>yes</td>
</tr>
<tr>
<td>57</td>
<td>Dyninst II</td>
<td>[46] 2016</td>
<td>x86-64, ppc64, sparc, arm64</td>
<td>linux, unix, windows, x86</td>
<td>run-time, pattern matching, machine learning</td>
<td>Generic</td>
<td>both</td>
</tr>
<tr>
<td>58</td>
<td>Wang et al.</td>
<td>[143] 2017</td>
<td>x86</td>
<td>QEMU</td>
<td>run-time</td>
<td>Emulation</td>
<td>no</td>
</tr>
<tr>
<td>59</td>
<td>Zipit</td>
<td>[17] 2017</td>
<td>x86-64</td>
<td>linux</td>
<td>run-time</td>
<td>Hardening</td>
<td>yes</td>
</tr>
<tr>
<td>60</td>
<td>rev-ng</td>
<td>[66] 2017</td>
<td>QEMU</td>
<td>QEMU</td>
<td>simple expression tracking, offset range data flow analysis</td>
<td>Hardening</td>
<td>yes</td>
</tr>
<tr>
<td>61</td>
<td>Ramblr</td>
<td>[141] 2017</td>
<td>QEMU</td>
<td>QEMU</td>
<td>backward slicing, VSA, heuristics, symbolic execution</td>
<td>Observation</td>
<td>yes</td>
</tr>
<tr>
<td>62</td>
<td>CFIJaRE</td>
<td>[99] 2017</td>
<td>armv8</td>
<td>armv8</td>
<td>pattern matching on function epilogues and prologues</td>
<td>Hardening</td>
<td>yes</td>
</tr>
<tr>
<td>63</td>
<td>RevARM</td>
<td>[71] 2017</td>
<td>arm</td>
<td>arm</td>
<td>pattern-matching, backward slicing (indirect jumps)</td>
<td>Hardening</td>
<td>yes</td>
</tr>
<tr>
<td>64</td>
<td>QDIME</td>
<td>[10] 2017</td>
<td>x86-64, arm, itanium</td>
<td>linux</td>
<td>run-time</td>
<td>Observation</td>
<td>no</td>
</tr>
<tr>
<td>65</td>
<td>RL-Bin</td>
<td>[88] 2017</td>
<td>x86</td>
<td>linux</td>
<td>speculation, added dynamic exec. (indirect jumps)</td>
<td>Generic</td>
<td>yes</td>
</tr>
<tr>
<td>66</td>
<td>Zip++</td>
<td>[61] 2017</td>
<td>x86-64</td>
<td>linux</td>
<td>run-time</td>
<td>Hardening</td>
<td>yes</td>
</tr>
<tr>
<td>67</td>
<td>Multiverse</td>
<td>[17] 2018</td>
<td>x86</td>
<td>linux</td>
<td>iterative linear sweep</td>
<td>Generic</td>
<td>yes</td>
</tr>
</tbody>
</table>

In order to provide a better insight in each tool’s entanglement with the used disassembly approach, structural recovery mechanism, and transformation approach, Fig. 6 depicts a Sankey diagram starting from the uncategorized pool of 67 publications on the left-hand side. We show the first categorization step into the tools’ primary application domain, the disassembly algorithm of choice, the selected structural recovery mechanism, and the utilized transformation schema. The numbers shown in the Sankey diagram reflect the publications’ index number in Table 1.
Furthermore, as can be seen in Fig. 6, besides 29 dynamic disassembly approaches, 23 publications implement mixed linear-sweep/recursive traversal static disassemblers, forming the two most popular disassembly approaches. Considering the largest group of the remaining publications, linear-only disassembly is implemented by 9 tools.

In the structural recovery step, 27 out of 29 tools implementing dynamic disassembly utilize runtime structural recovery. The 34 tools using the mixed static disassembly approach split into structural recovery approaches utilizing pattern matching (11), elaborate (19), symbol table based (3), and run-time (1) based techniques. Pattern matching based structural recovery furthermore includes the remaining disassembly ideas.

The fourth column of Fig. 6 lists 24 publications that show a large diversification of full-translation approaches consisting of LLVM, own IRs, VEX, gcc register transfer level (RTL) and ADA (the programming language) as well as VEX and LLVM hybrids. The second largest group is constituted
by minimal-invasive rewriting tools (16) followed by code-cache based tools (11) and rewriters employing direct strategies (11). Additionally, 46 out of 67 publications implement a persistent binary transformation scheme, with BIRD [96] and Dyninst [48] being able to do both as shown in Table 1.

7 CONCLUSION

In this survey, we provided an in-depth overview on the development and the state of the art in binary rewriting. Our work covers a time period from 1966 to 2018, beginning with one of the first rewriting programs like Honeywell’s [63] dynamic translation utilities and the static instrumenter Pixie [130], to tools like Ramblr [141] that are able to use a standard assembler for code generation, or the superset disassembly based approach implemented by Multiverse [17]. We addressed the necessary steps for binary rewriting in detail, namely disassembly, structural recovery, transformation and code generation.

In our analysis, we categorized 67 publications directly related with binary rewriting tools within the identified areas of application (emulation, observation, optimization hardening, and generic) with respect to used techniques in each of the steps mentioned above. We discussed their particular challenges as well as their solutions, which further revealed the following incomplete list of open research challenges.

Analysis. Regarding the disassembly step, for CISC architectures the detection of instruction boundaries is still an open problem. Furthermore, the reliable distinction between data and code is of concern. However, this problem is undecidable in the general case. Sound and precise CFG recovery is believed to be undecidable in the general case [27, 51]. Nevertheless, considering function recovery, graph based methods as used by Federico and Agosto [52] and Federico et al. [46] offer promising results, but still lack precision in the advent of aggressive compiler optimization. While resolving indirect branches is an undecidable problem in the general case, Bauman et al. [17] showed that an iterative linear sweep approach in combination with a look up table based attempt and a dynamic indirect branch resolution scheme is a viable approach to solve this problem. However, this approach has a high overhead in terms of static memory consumption. The overhead amounts to 4 times the addressable text section size of the binary under investigation when targeting IA-32 based systems. Hence, another identified challenge is to decrease the memory overhead in static indirect branch prediction schemes.

Transformation. While full-translation based rewriting schemes allow for the application of various reasoning approaches due to the more abstract representation of the binary under investigation, currently only semantic equivalent lifters are available. Regarding their maturity, we discovered that only those intermediate representations with a large backing community such as VEX and LLVM-IR provide the sophistication to support more than a set of core instructions. Although, semantic equivalent lifting is sufficient for many applications, scenarios like altering timing sensitive applications, performance optimization for throughput-oriented programs, or rewriting software with real-time requirements would greatly benefit from instruction equivalent lifters. While the realization of instruction equivalent lifting seems more like an engineering challenge to us, we believe that the investigation of the additional application scenarios such an addition would make fall into the category of research challenges. Furthermore, additional extensions to approaches like Uroboros [142] and Ramblr [141] would aid in lowering the overhead introduced by static binary rewriting attempts.

While today, the x86 architecture is still the primary target for binary rewriting applications for reasons like complexity (If we did it here, we can do it everywhere) and availability, other architectures like ARM and MIPS, and their particular characteristics draw more and more interest.
This might be a challenge especially for low- to mid-end hardware platforms that are employed in Internet-of-Things environments.

ACKNOWLEDGEMENTS

This work was partly supported by the City of Vienna, MA 23 under the project grant number MA 23-Project 17-06. This work was supported partly by the Christian Doppler Forschungsgesellschaft (CDG) through the Josef Ressel Center (JRC) project TARGET and the Austrian Research Promotion Agency (FFG) through the project SBA-K1 (854188). The financial support by the Austrian Federal Ministry for Digital and Economic Affairs and the National Foundation for Research, Technology and Development is gratefully acknowledged.

REFERENCES

[16] Tiffany Bao, Johnathon Burket, Maverick Woo, Rafael Turner, and David Brumley. 2014. Byteweight: Learning to recognize functions in binary code. USENIX.
A survey on binary rewriting


Manuel Egele, Maverick Woo, Peter Chapman, and David Brumley. 2014. Blanket execution: Dynamic similarity testing for program binaries and components. USENIX.


A survey on binary rewriting


[172] Chao Zhang, Chengyu Song, Kevin Zhijie Chen, Zhaofeng Chen, and Dawn Song. 2015. VTint: Protecting Virtual Function Tables’ Integrity. In NDSS.


Received May 2018; revised November 2018; accepted February 2019